Channels 48 bi-directional, open drain, TTL/5VCMOS compatible
Internal pull-up resistor 10 KΩ, 5%
Output low-level current 24 mA max. per channel
72 mA total max. per 6-channel DIO group
Output low-level voltage 0.6 V max. @ 12 mA
0.8 V max. @ 24 mA
Input voltage range ¹ 0 to +5.5 V (normal operation)
-0.5 to +6.5 V (absolute max.)
Input high-level threshold 2.2 V max.
Input low-level threshold 0.6 V min.
Input hysteresis 0.4 V min.; 1.2 V max.
Input leakage ¹ 50 μA @ 5 V, max.
Counters
Channels 6
Resolution 32 bits
Time base stability ±50 ppm
Count rate 0 to 25 MHz (external clock), 1 or 50 MHz (internal clock)
Input clock frequency, quadrature clocks
(ClkA or ClkB) 0 to 12.5 MHz, corresponding to these count rates:
x4: 0 to 50 Mcounts/s
x2: 0 to 25 Mcounts/s
x1: 0 to 12.5 Mcounts/s
Input clock frequency, mono clock 0 to 25 MHz, corresponding to 0 to 25 Mcounts/s
Input signal functions ClockA (quadratureA/mono clock), ClockB (quadratureB clock), Index
Input signal compatibility RS-422 differential, TTL/5VCMOS single-ended
Input CMV ¹ -0.3 to +5.5 V (-4 to +8 V absolute max.)
Input differential voltage range ±5.8 V (±12 V absolute max.)
Input differential high-level threshold 200 mV max.
Input differential low-level threshold -200 mV min.
Input resistance ¹ 12 KΩ typical; 7 KΩ min.
Analog Inputs
Channels 16 differential
Resolution 16 bits
Conversion time 3 μs
Settling time 0 μs to 335 ms per sample, programmable in 1 μs steps
Differential input voltage ranges ±1V, ±2V, ±5V, ±10V
AIN working voltage range (signal + CMV) ±10V
Absolute maximum AIN voltage ¹ -20 to +20 V continuous
-30 to +30 V peak (1 ms pulses, 10% duty cycle max.)
CMRR 80 dB @ 1kHz, 65 dB @ 10kHz
Integral nonlinearity ±1.5 LSB maximum
Differential nonlinearity ±1.25 LSB maximum
Gain error ±2 LSB typical, ±40 LSB maximum
Zero error ±0.8 mV maximum
Input impedance (either AIN to AGND) > 10 MΩ in parallel with 100 pF
Analog Outputs
Channels 8 single ended, with local (on-board) sensing
Resolution 16 bits
Output ranges 0 to +5V, 0 to +10V, ±5V, ±10V
Conversion time 1.04 μs
Output current ±2 mA maximum
Integral nonlinearity ±2 LSB maximum
Differential nonlinearity ±1 LSB maximum
Gain error ±4 LSB typical; ±20 LSB maximum
Unipolar zero error 5V range, 25°C: ±80 μV typical, ±200 μV maximum
10V range, 25°C: ±100 μV typical, ±300 μV maximum
5V range: ±140 μV typical, ±400 μV maximum
10V range: ±150 μV typical, ±600 μV maximum
Bipolar zero error ±2 LSB typical; ±12 LSB maximum
Watchdog and Fail-safe
Timer stages 3
Interval (per stage) Programmable from 20 ns to 85.9 s, in 20 ns steps
Output events Stage 0: Fail-safe trigger, IRQ
Stage 1: NMI out via digital output, PCIe Fatal Error
Stage 2: Reset via digital output or onboard solid state relay (SSR)
Fail-safe control Independent enable and state for each of 48 digital I/Os, 8 analog outputs
Host Interface
System bus PCI Express, x1, compliant to PCIe Specification 1.0a
Dimensions PCI Express standard height, half-length
826 mechanical dimensions
Power
Input power (nominal, w/no external loads) +12 V @ 350 mA, +3.3 V @ 450 mA
+5V out 5VDC ±5%, 400 mA max. (total for all DIO/counter connectors)
Environmental
Operating temperature 0 to 70°C
Storage temperature -40 to 70°C
Pressure, operating 650 to 1010 hPa
Humidity, operating 20% to 80% RH, non-condensing
|
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
1.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
1.jpg)
1.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
.jpg)
3.jpg)
_FN_500P.jpg)
.jpg)
.jpg)
.jpg)
1.jpg)
.jpg)
.jpg)
